

**IN THE SPECIFICATION:**

Page 5, after "DETAILED DESCRIPTION OF THE INVENTION"

--FIG. 2 provides a simplified block diagram illustrating the manner in which the input signal is sampled and the obtained digital sample values stored in the memory of the prior art embodiment used for implementation of the conventional approach to alias suppressed signal sampling ~~(see [1], p. 92)~~.--